ABSTRACT
INTRODUCTION
Low power circuits aim at providing best output and utilizing minimum possible power. Need for low power VLSI circuits is increasing day by day due to remarkable success and growth of the class of personal computing devices and wireless communications systems which demand highspeed computation and complex functionality with low power consumption. Large power dissipation requires larger heat sinks hence increased area and cost, and therefore highlight the need and importance of low power circuits.
Adiabatic Logic is based on adiabatic switching principle. The term 'adiabatic' refers to a process in which there is no heat exchange with the environment [8] [9] [10] . The adiabatic switching technique can achieve very low power dissipation, but at the expense of circuit complexity. Adiabatic logic offers a way to reuse the energy stored in the load capacitors rather than the traditional way of discharging the load capacitors to the ground and wasting this energy [1] .
ADIABATIC LOGIC TYPES
Adiabatic families can be mainly classified as either Partially Adiabatic or Fully Adiabatic [2] . In Partially Adiabatic circuits, some charge is allowed to be transferred to the ground, while in Fully Adiabatic Circuits, all the charge on the load capacitance is recovered by the power supply.
Efficient Charge Recovery Logic (ECRL) and Positive Feedback Adiabatic Logic (PFAL) are partially adiabatic techniques. ECRL is based around a pair of cross-coupled PMOS transistors. Their source terminals are connected to the power-clock, and the gate of each one is connected to the drain of the other. These nodes form the complementary output signals. The function is evaluated by a series of pull-down NMOS devices [3] . The basic structure of ECRL circuits is shown in figure 1 . The core of the PFAL circuits is a latch made by the two PMOS and two NMOS, that avoid a logic level degradation on the output nodes "out" and "/out". The two ntrees realize the logic functions. This logic family also generates both positive and negative outputs. Figure 2 shows the PFAL basic structure. 
CIRCUIT IMPLEMENTATION
A 1-bit full adder is a basic cell in digital computing systems. If it has three 1-bit inputs (A, B, and C) and two 1-bit outputs (sum and carry), then the relations between the inputs and the outputs can be expressed as:
Tanner ECAD tool [8] is used for implementing the ECRL and PFAL semi adiabatic, dual rail full adder circuit and results obtained from the two are compared. 1.25 micron and 0.18 micron technologies are used. Tanner suit components S-edit is used for schematic entry, TSpice for simulation and W-Edit for waveform analysis.
The logic function blocks (F) shown in the basic structures of ECRL and PFAL can be implemented using the above equations of sum and carry. Similarly, /F logic function block can be implemented by finding out the complement of sum and carry equations and then simplifying them. The equations for /F logic function block will be as follows: figure 6 show the circuit implementations of the sum and carry using ECRL and PFAL techniques. 
RESULTS
The two circuits are verified with different set of test vectors covering several input combinations for different set of frequencies and load capacitances. The simulation waveforms are shown in figure 7 to figure 10. The results pertaining to minimum voltage, average power, maximum frequency and maximum load are tabulated in table1 to table 7. The results are graphically analyzed and shown in figure 11 to figure 17. 
